

[illegible]

- 098-0597

a plurality of said analog switches are provided in accordance with each of said D/A converters and a plurality of said analog switches are sequentially turned on one by one.

4. The liquid crystal display according to claim 2, wherein assuming that an aggregate number of said signal lines is n (n is an integer not less than 2), n/m sets ($2 \leq m < n/2$, and n/m is an integer) of said first latch circuits, said second latch circuits and said D/A converters are provided; and

m pieces of analog switches are provided for each of said D/A converters.

5. The liquid crystal display according to claim 4, wherein said first latch circuit includes a digital gradation data supply circuit configured to supply digital gradation data for said first latch circuit; and

said digital gradation data supply circuit sequentially supplies said digital gradation data corresponding to every m -th signal line to said first latch circuit.

6. The liquid crystal display according to claim 1, wherein said first latch circuit includes a first level conversion circuit configured to convert digital gradation data into digital gradation data in a first voltage range.

7. The liquid crystal display according to claim 1, further comprising a second level conversion circuit which is inserted between said second latch circuit and said D/A converter and converts digital gradation data outputted from said second latch circuit into digital gradation data in a second voltage range,

wherein said D/A converter performs conversion into an analog gradation voltage based on an output from said second level conversion circuit.

8. The liquid crystal display according to claim 1, wherein said D/A converter includes:

a decoder configured to decode an output from said second

100250.345980

latch circuit; and

a plurality of analog switches which are controlled to be turned on/off in accordance with a decoding result by said decoder and to which analog gradation voltages on different voltage levels are supplied at each one end,

said signal selection circuit supplying to a corresponding signal line said analog gradation voltage fed to one end of said analog switch turned on in accordance with a decoding result by said decoder.

9. The liquid crystal display according to claim 1, wherein said D/A converter includes:

a plurality of resistance devices connected between a first voltage terminal and a second voltage terminal in series; and

a selection circuit configured to select and supply any one of voltages at respective connection points of a plurality of said resistance devices to a corresponding signal line based on an output from said second latch circuit,

voltages on different voltage levels being supplied from the outside of said insulating substrate to said first and second voltage terminals.

10. The liquid crystal display according to claim 9, further comprising a plurality of electric current amplification circuits connected to said respective connection points of a plurality of said resistance devices,

wherein said selection circuit selects any one of outputs from said electric current amplification circuits based on an output from said second latch circuit.

11. The liquid crystal display according to claim 1, further comprising a shift register configured to output a latch timing signal of each of a plurality of said first latch circuits,

wherein a plurality of said second latch circuits carry out the latch operation based on a load signal generated by an output from said shift register.

100250-2-45660

12. The liquid crystal display according to claim 1, wherein said signal line selection circuit selects all signal lines corresponding to either odd-numbered pixels or even-numbered pixels in a first half of a one-horizontal-line display period, and selects all signal lines corresponding to the other of odd-numbered pixels or even-numbered pixels in a last half of a one-horizontal-line display period.

13. The liquid crystal display according to claim 12, wherein said D/A converter performs conversion into an analog gradation voltage based on a reference voltage whose voltage level differs in accordance with a case where said signal line selection circuit selects a signal line corresponding to odd-numbered pixels and a case where said signal line selection circuit selects a signal line corresponding to even-numbered pixels.

14. A data latch circuit comprising:

a memory circuit which has first and second inverters having one output terminal connected to the other input terminal and the other output terminal connected to one input terminal and stores therein digital data which is a latch target;

first and second switch devices configured to switch and controlling whether a power supply voltage is supplied to said first and second inverters;

a third switch device configured to switch and controlling whether said digital data is inputted to said memory circuit; and

an output circuit configured to read digital data stored in said memory circuit,

said first and second switch devices being turned on in a period other than a cyclic sampling period to supply a power supply voltage to said first and second inverters,

said third switch device being turned on in said sampling period to input digital data to said memory circuit,

said output circuit having a passing electric current prevention function so as not to cause a passing electric current to flow from a power supply terminal of said output terminal to

00855498.D52901

a ground terminal in said sampling period.

15. The data latch circuit according to claim 14, wherein said output circuit outputs a signal having predetermined logic in said sampling period, and inverts and outputs data stored in said memory circuit in a period other than said sampling period.

16. The data latch circuit according to claim 15, wherein said output circuit includes:

a first logical operation circuit which outputs a signal having predetermined logic in said sampling period, and inverts and outputs an output from said first inverter in a period other than said sampling period; and

a second logical operation circuit which outputs a signal having predetermined logic in said sampling period, and inverts and outputs an output from said second inverter in a period other than said sampling period.

17. The data latch circuit according to claim 16, wherein said first and second logical operation circuits include any one of an NAND gate, an NOR gate and a clocked inverter.

18. The data latch circuit according to claim 15, wherein to said output circuit are supplied a first signal indicating whether or not to be said sampling period and a second signal which has specific logic in a predetermined period other than said sampling period, and

said output circuit including:

a first logical operation circuit which outputs a signal having predetermined logic in said sampling period, and inverts and outputs an output from said first inverter when said second signal has said specific logic in a period other than said sampling period; and

a second logical operation circuit which outputs a signal having predetermined logic in said sampling period, and inverts and outputs an output from said second inverter when said second signal has said specific logic in a period other than said sampling

0065102-00001

period.

19. The data latch circuit according to claim 18, wherein said first and second logical operation circuits include any one of an NAND gate, an NOR gate and a clocked inverter.

20. A liquid crystal display comprising:
signal lines and scanning lines being aligned;
display elements arranged in the vicinity of an intersection of said signal line and said scanning line;

a signal line drive circuit configured to drive each of said signal lines; and

a scanning line drive circuit configured to drive each of said scanning lines,

said signal line drive circuit including:

a shift register which has a plurality of register circuits and sequentially outputs shift register shift pulses shifted in synchronization with a clock signal;

a plurality of data latch circuits configured to latch digital data concerning pixel information in synchronization with each of said shift pulses;

a load latch circuit configured to simultaneously latch latch outputs from a plurality of said data latch circuits in synchronization with a load signal; and

a D/A converter circuit configured to convert a latch output from said load latch circuit into an analog pixel voltage to be then supplied to a corresponding signal line,

each of a plurality of said data latch circuits including:

a memory circuit which has first and second inverters having one output end being connected to the other input terminal and the other output terminal being connected to one input terminal, and stores therein digital data which is a latch target;

first and second switch devices configured to switch and control whether a power supply voltage is supplied to said first and second inverters;

a third switch device configured to switch and control whether said digital data is inputted to said memory circuit;

2005 RELEASE UNDER E.O. 14176

and

an output circuit configured to read digital data stored in said memory circuit,

said first and second switch elements being turned on in a period other than a cyclic sampling period to supply a power supply voltage to said first and second inverters,

said third switch element being turned on in said sampling period to input said digital data to said memory circuit, and

said output circuit having a passing electric current prevention function so as not to cause a passing electric current to flow from a power supply terminal of said output circuit toward a ground terminal in said sampling period.

21. The data latch circuit according to claim 20, wherein said output circuit includes:

a first logical operation circuit which outputs a signal having predetermined logic in said sampling period, and inverts and outputs an output from said first inverter in a period other than said sampling period; and

a second logical operation circuit which outputs a signal having predetermined logic in said sampling period, and inverts and outputs an output from said second inverter in a period other than said sampling period,

said first and second logical operation circuits being constituted by circuits which are equivalent to each other.

2025 RELEASE UNDER E.O. 14176